Fundraising Fox

Tensordyne (formerly Recogni)

Sunnyvale, US Β· 8 known investors

Tensordyne builds AI hardware, chips, and software systems optimized for efficient inference at reduced energy and computational cost. The company serves organizations seeking advanced AI capabilities with simplified deployment and lower operational overhead.

Also known as Recogni Β· Tensordyne

Founders & leadership

RARK Anand
RK AnandinCo-founder and Chief Product Officer
GBGilles Backhus
Gilles BackhusinCo-Founder, VP of AI & Product
RK
R K AnandinFounder & Chief Product Officer
MBMarc Bolitho
Marc BolithoinCEOCEO at Recogni

Investors Β· 8

Company profile

researched Aug 2026

Tensordyne, previously known as Recogni, develops AI inference hardware and systems built around a proprietary logarithmic-mathematics ("log-math") compute architecture. Its flagship offering is Tensordyne Napier, described by the company as a class of AI inference system combining log-math compute with a low-latency scale-up interconnect to reduce the cost and energy consumption of inference workloads. The Napier platform is presented as a set of components: TDN Math (the numerical approach), TDN AIP (the Napier chip), TDN ACT (the compute tray), and TDN LINK (the scale-up interconnect).

The company positions Napier as fully air-cooled, operating at 30 kW per pod, which it states removes the need for liquid-cooling infrastructure and allows deployment in a broad range of data centers. Stated system capabilities include 608 PFLOPS of dense compute per rack, per-user throughput above 1,000 tokens per second, real-time 4K video generation at 30 FPS, and serving of multi-trillion-parameter Mixture-of-Experts models using EP72 parallelism and TDN Link, which the company claims runs giant models at twice the speed of leading solutions. Models can be run in 16-bit precision. Software integration is offered through PyTorch, Triton and vLLM support within Kubernetes-managed stacks.

Business model

Tensordyne designs and supplies AI inference systems β€” chips, compute trays, interconnect and accompanying software stack β€” manufactured through foundry partner TSMC and offered to datacenter operators and enterprises for deployment in their own facilities.

Latest developments

Tensordyne announced Napier and reported completing tapeout of its 3nm Napier chip with Broadcom and TSMC, with silicon transitioning into high-volume manufacturing at TSMC in 2026. It also states that models such as DeepSeek-V4 and larger MoE architectures are targeted workloads.

β–ΈFull profile β€” market position, technology, go-to-market, geography, history

Market position

Tensordyne competes in datacenter AI inference silicon and systems, positioning its log-math architecture against GPU-based inference infrastructure on cost, energy efficiency and latency.

The company differentiates on logarithmic math-based compute and its scale-up interconnect, claiming higher energy efficiency than GPU architectures, air cooling instead of liquid cooling, and cited figures including 608 PFLOPS of dense rack compute, over 1,000 tokens per second per user, and 2x the speed of leading solutions on large MoE models, while retaining full 16-bit precision.

Technology

The architecture is based on logarithmic mathematics for AI compute, protected by patents first filed in 2019, combined with a low-latency, any-to-any cell-based scale-up interconnect (TDN LINK) enabling linear scaling. Napier chips are fabricated on a 3nm process with Broadcom as design partner and TSMC as foundry; the earlier Scorpio generation used a 7nm process. The system is disaggregated to reduce bottlenecks in multi-trillion-parameter model serving, air-cooled at 30 kW per pod, supports 16-bit precision inference, and integrates with PyTorch, Triton and vLLM.

Go-to-market

Direct engagement via the company website, with named product and sales contacts offering booked calls for different customer segments, and a planned technical whitepaper on the Napier system.

Hyperscalers building large-scale inference deployments; "neo cloud" providers serving high-margin, low-latency inference; enterprises running frontier models on-premises; and application-layer companies and foundation model builders.

Geography

Dual presence in North America and Europe, with a US office at 1195 Bordeaux Dr, Sunnyvale, CA 94089 and a German office at Brienner Strasse 59, Munich 80333.

History

The company filed its first five foundational patents on log-math-based architectures in 2019 and began designing Scorpio, its first-generation chip. Scorpio was taped out in 2021 with Broadcom, with functional 7nm silicon received from TSMC, validating the log-math architecture in hardware. In 2022 functional Scorpio samples shipped to initial validation customers, including a development system performing surround-view object detection. During 2023 the company extended support to transformer-based models and identified opportunities in generative AI workloads such as GPT and Stable Diffusion. In 2024 it halted its legacy vision tracks and refocused entirely on Napier, a datacenter AI inference chip, and entered a technology partnership with Juniper Networks to integrate scale-up networking components. Through 2025 the company optimized silicon, systems and software for Mixture-of-Experts models and agentic workloads, citing industry shifts such as DeepSeek-R1. In 2026 it completed tapeout of a 3nm Napier chip with Broadcom and TSMC and stated that Napier silicon was transitioning into high-volume manufacturing at TSMC.

Compiled by commissioned research from 1 cited public sources β€” announcements, filings, and press listed under research sources below.

Key figures

latest reported
Dense compute per rackJan 2026608 PFLOPS
Foundational patents filedJan 20195 patents
Power per podJan 202630 kW
Video generation capabilityJan 20264K content generated at 30 FPS

Company-reported or press-reported figures, each dated to when it was claimed β€” not independently audited.

Timeline Β· 9

launches, deals, and filings
Jan 2026
Napier silicon enters high-volume manufacturing at TSMC

Napier silicon transitioned from development into high-volume manufacturing at TSMC facilities.

source β†—

Jan 2026
3nm Napier chip taped out with Broadcom and TSMC

The company completed the netlist and tapeout of its 3nm Napier chip in partnership with Broadcom and TSMC, targeting multi-modal generative AI inference.

source β†—

Jan 2025
Silicon, system and software optimization for MoE and agentic workloads

Throughout 2025 the company optimized its silicon, systems and software for Mixture-of-Experts models and agentic AI workloads.

source β†—

Jan 2024
Strategic pivot to datacenter-scale AI inference

The company halted its legacy vision product tracks and refocused engineering on Napier, a next-generation datacenter AI inference chip.

source β†—

Jan 2024
Strategic technology partnership with Juniper Networks

Partnership to integrate Juniper Networks scale-up networking components with the Tensordyne platform for fabric scalability in LLM clusters.

source β†—

Jan 2023
Support extended to transformer and generative AI workloads

While developing its second-generation architecture, the company added support for transformer-based models and evaluated generative AI workloads such as GPT and Stable Diffusion in simulation.

source β†—

Jan 2022
Scorpio samples shipped to first validation customers

Functional Scorpio samples were delivered to initial validation customers, including a development system running surround-view object detection continuously.

source β†—

Jan 2021
Scorpio first-generation chip taped out; functional 7nm silicon received

Scorpio was taped out with Broadcom and functional 7nm silicon was received from TSMC, validating the log-math architecture in hardware.

source β†—

Jan 2019
First five foundational log-math patents filed; Scorpio design begins

The company filed its first five foundational patents covering log-math-based AI compute architectures and started design of Scorpio, its first-generation chip.

source β†—

Dated company events from announcements, filings, and press; legal rows summarize public dockets and regulator releases.

β–ΈResearch sources Β· 1

primary sources listed

1 public sources were cited for this profile; the first-party ones are listed here.

Frequently asked questions

What does Tensordyne (formerly Recogni) do?
Tensordyne builds logarithmic-math AI inference systems, led by its air-cooled Napier datacenter platform.
Who founded Tensordyne (formerly Recogni)?
Tensordyne (formerly Recogni) was founded by RK Anand, Gilles Backhus, R K Anand.
Who are Tensordyne (formerly Recogni)'s investors?
Tensordyne (formerly Recogni)'s investors include Bosch Ventures, Dns Capital, GreatPoint Ventures, Ineffable Ventures, Linden Capital, Mayfield Fund, Robert Bosch Venture Capital, Toyota Ventures.
Where is Tensordyne (formerly Recogni) headquartered?
Tensordyne (formerly Recogni) is headquartered in Sunnyvale, US.